Search This Blog

Synopsys Campus Recruitment 2022 Hiring Freshers as Design Engineer

 

VLSI Digital Design/Verification Engineers

Apply link

35577BR

INDIA - Bangalore

Job Description and Requirements

Job Title: VLSI Digital Design/Verification Engineers (Entry Level)

 
Designation: ASIC Digital Design Engr, I

 
Job Code: 7281064

 

Apply link

 
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Calling applications from fresh engineering graduates passing out in 2022 for  R&D roles for VLSI design and development. The candidate will be part of the R&D in Solutions Group at our Bangalore Design Center, India. The position offers learning and growth opportunities. This is a Technical Individual Contributor role and offers opportunities to work in a multi-site environment on Design and Verification of VLSI IP cores/ASIC/Subsystems.
Academic Qualification requirements:
Must be in the final year towards acquiring  a formal Bachelor’s in Engineering degree (BTech/BE) in EE/EC or allied subjects from a reputed University  or
Must be in the final year towards acquiring a formal Master’s in Engineering postgraduate degree (MTech/ME) in VLSI/Micro Electronics /Computer Engineering or allied subjects from a reputed University  .
This is a campus hiring initiative targeting the top notch engineering colleges and only Candidates completing their academic requirements by June 2022  need to apply. Candidates who have passed out in 2021 or earlier are not eligible for this position.
Job Responsibilities -

  • The selected candidate will get to work on :
  • Front end VLSI  development  from  specification to implementation
  • The candidate will get to work on one or more aspects of IP development  including Specification, Architecting, Design, Verification across domains.
  • Design Tasks – RTL coding of design, synthesis, CDC analysis, debug, Test development etc.
  • Verification Tasks- System Verilog/Verilog coding of testbenches, Test cases, performing verification tasks such as coverage, debug, regressions using the lasted methodologies such as UVM, Formal verification etc.
  • State Of the art tools and methodologies  for IP design including FPGA prototyping
  • Latest Protocol standards such as AMBA, Ethernet, USB, , PCIe, DDR, SD/eMMC,  MIPI, DSC
  • Application space across high performance mobile computing and communication devices, Servers etc.
  • Knowledge skills
    • Excellent fundamentals in Digital electronics
    • Proficiency in structured programming languages such as C, C++, Python
    • Preferred Exposure to Verilog, VHDL, System Verilog and VLSI Design/verification methodologies and tools
    • Good problem solving skills and analytical abilities.
  • Soft Skills
    • Good team player, interpersonal skills and communication skills.
    • High levels of motivation and self-propulsion
    • Aptitude to pursue a career in VLSI field.
    • Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability. 

Apply link

Job Category: Engineering

Country: India

Job Subcategory: ASIC Digital Design

Hire Type: Employee

Apply link

No comments:

Post a Comment

If you have any doubts, Please let us know.